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Silicon technology, and in particular some variant of CMOS, will be around for many years to
. CMOS is the most appropriate technology for implementation of single-chip solutions, not just because of the ease of combination of RF, analogue, and digital circuits on one substrate but because of the extensive range of intellectual property (IP) available. Analogue processing will always be on chip because of the ever present need of a digital-signalprocessor (DSP) to interact with the real analogue world. For example, some 70% of all microcontroller revenue is generated by microcontrollers containing embedded analogue-to-digital converters (ADC) with a resolution of 8-bits or more [9] . Indeed, analogue-digital interfaces are rapidly becoming the performance bottle-neck to the advancement of system-on-a-chip (SoC) solutions in leading-edge CMOS processes. Moore's Law has come to mean that the number of transistors on the same size chip doubles every two years [4] (originally every three years[3]). DSP capability has, indeed, increased by two orders of magnitude in the past decade. On the other hand, ADC resolution, for each application frequency range, has increased by only 2-bits in the same period of time! [5]. Thus, the major analogue IC design challenges are still in the area of analogue-to-digital conversion (ADC) and accompanying analogue signal conditioning circuitry [6] . There continues to be a disparity between what ADCs can deliver and what integrated digital-signal-processing systems demand. According to the latest 2005 ITRS perspective [8] , at the current rate of ADC evolution, it will take another 22 years before present day all digital receivers can be fully integrated!
Cost-Performance Trade-offs in IC Design
The product and/or chip architect needs to adopt appropriate techniques to get the best costperformance trade-off using the latest available combination of user/market data, technology and best design practices. The product is only viable at a certain cost. For that cost, a minimum combination of user features must be integrated which meet a minimum performance specification.
There is a reciprocity at work in the relationship between cost and performance. For this reason, cost is placed at the nucleus of the diagram of Fig. 1 .1, while performance is represented by the outer bands. Three unique bands are identified which define the processes at work in the definition phase of a new chip product. At each level, there are trade-offs that inter-play at that level. The outer band is the user-or, indeed, human-interface ring in which issues such as functionality, product specification, innovation and time-to-market are pre-dominantly in the hands of the people engaged in the design. The middle ring represents the technologies available for implementation of the product definition distilled out of the outer ring. Finally, the inner ring represents the fundamental design space trade-offs (namely power, speed, accuracy and die area [10]) which are required to be combined in some optimal way to ultimately create a chip product to specification which is cost efficient. A specific example of the cost-performance trade-off is in the area of IC technology. As technology shrinks, overall digital performance improves (but at the cost, for instance, of new process development, increased power density, increased leakage, etc.), while analogue performance deteriorates. CAD tools need to be updated to cope with the extra complexity and demands of each technology generation and transistor and interconnect models need to be updated with the new process parameters before complex VLSI design can be undertaken. Hence, a sweet-spot needs to be found per product per technology generation for the best balance between cost and performance.
Modern IC Design Challenges
There is a major drive to single chip solutions for system implementations of many diverse mixed-signal consumer and telecommunications products. These days, it is neither economical, nor indeed robust design practice, to have critical components, such as analogue-to-digital converters (ADCs), filters and digital-to-analogue converters (DACs) off-chip. The first billion transistor chips are coming on to the mass consumer market. This rapid evolution is being fuelled by the rapid advance of deep sub-micron CMOS technologies through aggressive scaling according to Moore's Law [4], [11] .
Continual improvement in overall performance of digital VLSI is the driving factor to continual CMOS technology scaling (with scaling factor S). The most direct improvements are: G Higher speed -with ~1/S (mainly due to capacitor down-scaling, lower threshold voltages, and lower resistance interconnect). There are, however, significant limitations to device scaling which are already beginning to impact current CMOS processes (90nm, 65nm). The ability to scale down the lithography through ever smarter mask creation techniques is not at issue. The main concern is the fundamental ability of transistors to continue to operate properly with continued scaling [12] . This affects digital and analogue IC design in different ways.
Digital IC Design Challenges
The main challenges in digital IC design come from continued process scaling and these are summarized in the following bullet points: G One of the major issues for continued digital scaling is soft errors, where the energy stored on a gate is continually scaling to such an extent that extraneous high-energy particles can simply discharge it. Error correction can help alleviate this but at the cost of extra resources and power dissipation.
G Another issue is gate leakage through the inability of a transistor to fully switch off with lowering supply voltages (due to the reducing threshold voltages required to compensate for reduced switching speed with lower supplies), as well as gate leakage caused by the reduction of the thickness of the gate-oxide.
G Power density is increasing with every new technology generation [12] . Increasing transistor densities means that designers can place more functionality on chip every generation. Increased transistor leakage also means that a chip wastes more power in idle mode. Chip area is also increasing per generation due to improved wafer processing. 300mm wafers are now standard for the latest commercially available 65nm technology, 2 are now easily manufacturable [11] . Hence, increased chip area, combined with increased power density, means that total SoC power is increasing at the rate of 50-100% per CMOS generation [13] . While the overall system/board level solution can have a dramatic reduction in power consumption through the continued integration of key functions on chip, the increased power consumption on chip reduces chip reliability.
G Electromigration (EM) deserves a mention, where decreasing metal width causes increasing current density (with 1/S) which can cause interconnect to break.
Analogue IC Design Challenges
The analogue designer must usually make do with a CMOS process crafted for digital performance. Only the second point from the previous section is a main point of concern for integrated analogue circuits when subject to device scaling. While high performance digital circuits require switches to be fast with leakage a secondary (power) concern, analogue circuits must have both fast and low-leakage switches. In analogue circuits, gate and drain leakage currents contribute to static power consumption and leakage from sampling capacitors. This leakage current corrupts sampled signals, degrading analogue performance. The primary concern, though, for analogue IC design, is the scaling down of supply voltage that accompanies device shrinkage in new processes [7] . This has a number of detrimental consequences: G Transistor gain reduces for a given aspect ratio and given V margin . The obtainable gain of the MOS transistor is a factor ~S per generation smaller than predicted using the squarelaw model [14] , [15] . This is primarily due to the lowering of the output resistance from short channel effects, whereas transconductor efficiency doesn't change much. Note that new wafer processing techniques, such as strained silicon, can offset this effect somewhat.
G Dynamic range reduces, on the one hand because of reduced headroom, and on the other hand because of increased noise (greater device thermal and flicker noise -due mainly to smaller physical sizes -and greater digital noise coupling from faster clock rates), as well as increased device non-linearity.
G Although component matching improves due to the more accurate lithography of each technology generation, it does not directly track the accompanying lowering of supply voltage. Hence, mismatch-induced offsets become an increasing fraction of signal levels, causing a reduction in circuit reliability.
Test Challenges
Test is becoming an increasingly important constituent, and in many cases a gating item, of the overall cost-performance design space for large scale VLSI SoCs. The cost of test does not directly scale with process technology, die size, nor pin count [7] . The use of traditional exter-( ) m ds g I nal test methods on automatic test equipment (ATE) is becoming less feasible for SoC devices, since such SoCs have only a limited number of I/O (input-output interfaces) while more and more IP cores are being co-integrated on the same die.
To help improve testability, Design for Test (DfT) methodologies are becoming an inherent part of the IC design process which require consideration at the outset of product planning [17] . While DfT for digital test is firmly established, DfT for mixed-signal test remains a challenge. One approach is model based testing [18] which relies on reduced performance testing of mixed-signal blocks and then extracting complete test information through making use of established models of the analogue block architectures. Another approach is built-in-self-test (BIST), in which mixed-signal parts of the SoC effectively test themselves and create test histograms which can be read from user-defined test registers by a JTAG bus interface to the ATE. Indeed, the value proposition of BIST is becoming more attractive as the cost of implementing complex hardware solutions on chip gets cheaper. Smart on-chip BIST [19] can offer a way forward for testing complex mixed-signal SoCs which can help alleviate the conflicting requirements of shorter test times and increasing test accuracies per mixed-signal function (especially embedded data converters). ASICs require the implementation of dedicated hardware routines for the sake of BIST. On the other hand, programmable general purpose chips, such as DSPs and FPGAs, can make use of their own re-programmable resources to implement very complex test routines for both digital and mixed-signal BIST just for the purposes of speeding up final test.
Process and Design Work-Arounds
Experts are no longer declaring that CMOS will soon hit a brick-wall [4] because every time this appears to be the case, both process and chip designers innovate their way past the current set of barriers. Process improvements include low-k dielectric, for reduced interconnect capacitance and increased device efficiency , strained silicon, etc. Process work-arounds include self-adaptive silicon with intelligent voltage regulation of moated n-wells and p-wells, as well as power supplies, in order to "centre" the silicon for the device specification (e.g.
[20]). Design work-arounds include error-correction, self-calibration, smart power-down, sleeper transistors, etc.
The increasing cost of manufactured CMOS devices means that extra process options, such as thick-oxide devices and moat isolation, add relatively little to the overall cost. Such extra options are now standard on all leading-edge CMOS processes. In this way, advanced innovative integrated analogue circuitry can co-exist with the latest deep-submicron digital circuitry on the one substrate (e.g. 65nm mixed-signal SoC, Chapter 10 [11]). Not just sensitive analogue circuitry but digital circuitry too benefit from improved performance and reliability. Indeed, most digital ICs need to interface with the real analogue world, which require I/O to work at a voltage much higher than present day digital transistors allow (e.g. 2.5V I/O but standard 1V transistors in the 65nm Xilinx Virtex-5 FPGA [136] ). Alternative solutions can be implemented in the packaging arena using System-in-a-Package (SiP) solutions, where a leading edge digital die co-exits with a mixed-signal die from an older technology either on the one ( ) m ds g I
Scope of Book
Conventional SC circuit techniques are primarily limited in accuracy by a) capacitor matching and b) the accuracy with which a differential amplifier can squeeze charge from one capacitor to another in a given time frame, usually one sample-clock period. Alternative strategies to such conventional SC approaches that achieve higher accuracy is the main focus of this book. The techniques proposed are analogue based and enable the achievement of more accurate system specifications than previously possible. The new techniques are just as amenable to further digital accuracy enhancement via calibration and/or correction as traditional methods. Two popular application areas are explored in the course of this book for exploitation of the proposed techniques, viz. SC filters and algorithmic ADCs -both cyclic and pipelined. Furthermore, efficient system level design procedures are explored in each of these two areas.
Book Organization
The main ideas used to achieve high-accuracy in SC design are introduced in Chapter 2. Orthogonal design procedures in SC filter and ADC design are introduced. Proposed deltacharge-flow SC techniques are presented at conceptual level and compared against traditional charge-transfer approaches. The next two chapters deal with the design of amplifiers for SC applications. Chapter 3 presents SC amplifier design at black-box level and homes in on the specific aspects of amplifier design for SC circuits. Chapter 4 examines amplifier architectures and explores design strategies suitable for SC applications.
Chapters 5 and 6 are dedicated to SC filter design. The concepts of orthogonal hardware modulation and delta-charge-redistribution are exploited in Chapter 5 for the design of lowsensitivity and high-accuracy SC bandpass filters. Reduced sensitivities of centre frequency and quality factor to component mismatch is demonstrated and evaluated for the proposed bandpass filters. The realizations of SC bandpass filters in standard CMOS, making use of the concepts developed in Chapter 5, are presented in Chapter 6. Very high accuracies going beyond previous state-of-the-art proposals are demonstrated for TV and radio applications.
The following four chapters are allocated to ADC design with special emphasis placed on the contributions of the proposed concepts to improved ADC performance. Chapter 7 deals with ADC design at black-box level. Models are presented to aid ADC analysis, while minimum theoretical and practical power limits are derived in terms of conversion accuracy and sample rate. Chapter 8 is devoted to the detailed analysis of algorithmic ADCs, both cyclic and pipelined. The effects of errors on the ADC transfer are demonstrated and error bounds derived. The improved overall performance of a pipelined ADC through the use of hardware scaling and a multi-bit front-end stage is analyzed. A model is proposed to estimate the power per stage and overall power consumption of a pipelined ADC. A new implementation for algorithmic ADCs, both cyclic and pipelined, is proposed in Chapter 9. The realization of the floating-hold-buffer is developed and applied to the creation of a new 1.5-bit stage which is the key component of these ADCs. Overall improved performance, including reduced sensitivity to capacitor mismatch, compared to traditional algorithmic ADC design methods is demonstrated. Chapter 10 presents practical realizations of ADC circuits based on the new methodologies. A 12-bit algorithmic ADC requiring no calibration or correction or compensation routines is developed. Included in the ADC system is a versatile track-and-hold based on the floating-hold-buffer, which can handle a number of different types of analogue inputs and transform them into a differential sampled-data signal for further processing by the core ADC. The ADC is embedded in 65nm CMOS in a complex SoC and proven to be very robust. Two pipelined ADCs with hardware scaling have been designed with two separate specifications, namely high-accuracy, medium-speed and medium-accuracy, high-speed.
Finally, in Chapter 11, general conclusions are drawn based on the work presented in this text.
